

11017 U.S. PTO
10/019472
02/15/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10079472	02/19/2002	257		2814	

APPLICANTS: Mahajan; Maitreyee; Walker Andrew; Kouznetsov Igor,

*CONTINUING DATA VERIFIED: NC

* FOREIGN APPLICATIONS VERIFIED: NC

PG-PUB DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		ATTORNEY DOCKET NO
35 USC 119 continuation <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		40025-005
Verified and Acknowledged Examiner's initials		
TITLE : Gate dielectric structures for integrated circuits and methods for making and using such gate dielectric structures		
U.S. DEPT. OF COMM./PAT. & TM-PTO 136L(Rev. 12-95)		

BEST AVAILABLE COPY

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)